Qualcomm, Google partners to develop RISC-V chip for WearOS smartwatches
Qualcomm, Google partners to develop RISC-V chip for WearOS smartwatches
Qualcomm is developing a wearables platform for Google's operating system for smartwatches, Wear OS, based on RISC-V technology. The collaboration aims to help original equipment manufacturers (OEMs) reduce time to market when launching smartwatches. RISC-V is an open standard instruction set architecture that Qualcomm can use freely without paying royalties to ARM. This move could signify a shift away from ARM, with which Qualcomm is currently embroiled in a legal battle. Qualcomm plans to announce more details about the commercial launch of the RISC-V platform at a later date.
Qualcomm is developing a wearables platform for Google's operating system for smartwatches, Wear OS, based on RISC-V technology. The collaboration aims to help original equipment manufacturers (OEMs) reduce time to market when launching smartwatches. RISC-V is an open standard instruction set architecture that Qualcomm can use freely without paying royalties to ARM. This move could signify a shift away from ARM, with which Qualcomm is currently embroiled in a legal battle. Qualcomm plans to announce more details about the commercial launch of the RISC-V platform at a later date.
We use cookies to improve your experience on our site and to show you relevant advertising. To find out more, read our updated privacy policy and cookie policy
Through RSS Feeds 
Qualcomm is developing a wearables platform for Google's operating system for smartwatches, Wear OS, based on RISC-V technology. The collaboration aims to help original equipment manufacturers (OEMs) reduce time to market when launching smartwatches. RISC-V is an open standard instruction set architecture that Qualcomm can use freely without paying royalties to ARM. This move could signify a shift away from ARM, with which Qualcomm is currently embroiled in a legal battle. Qualcomm plans to announce more details about the commercial launch of the RISC-V platform at a later date. 
